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Abstract—We present a reconfigurable neural processor for real-
time simulation and prediction of opto-neural behavior. We 
combined a detailed Hodgkin-Huxley CA3 neuron model with 
the four-state Channelrhodopsin (ChR2) into reconfigurable 
silicon hardware. Our architecture consists of a Field 
Programmable Gated Array (FPGA) with tailor designed 
computing data-path, a separate data management system and a 
memory approach based router. The advancement over the prior 
art is the inclusion short and long –term calcium-and light-
dependent ion channels in reconfigurable hardware. Also, the 
developed processor is computationally efficiency, and requires 
0.03ms processing time per sub-frame for a single neuron and 
9.7ms for a fully connected network of 500 neurons with a given 
FPGA frequency 56.7 Mhz. It can therefore be utilized for 
exploration of closed loop processing and tuning of wet 
optogenetic circuitry.  
Index Terms— Optogenetics, ChR2, Neural Processor, FPGA, 
Neuromorphic Circuits, Neuroprothesis, Hodgkin Huxley 
I. INTRODU CTION 
PTOGENETICS is the genetic modification of cells to 
become sensitive to light by incorporating light-gated 
cation channel Channelrhodopsin ChR2 [1] or anion channels 
[2]. It has attracted interest from multiple disciplines, 
particularly due to its ability to genetically target neural sub-
circuits, paving the way for high spatial and temporal 
resolution with perhaps better biocompatibility than with 
electrical approaches[1]. Some promising translational 
neuroprosthetic therapies to date include pacemakers for 
epilepsy [4][5] and visual prosthesis [6]. 
    The kinetics of the molecule, were previously explored 
from an engineering viewpoint by ourselves (Nikolic et al. [7] 
and Grossman et al. [8]) using data from optogenetically 
transfected hippocampal cells. However there are still 
challenges to be addressed, such as how to physically 
stimulate large numbers of neurons. More importantly, how 
can therapeutic or scientific network stimulation protocols be 
translated into a particular three dimensional light pattern? 
Such questions will be application specific and can be 
answered empirically or through modelling. The latter would 
require accurate software models. To explore further, perhaps  
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bio-silicon hybrid networks could be used, with the potential 
for exploring both basic science and downstream translation.  
A range of methodologies exist to simulate and predict the 
state of neural networks. These differ in their accuracy of 
mathematical representation as well as their scope and range 
of biological features. Abstract models such as integrate and 
fire [9], Izhikevich [10], and Hindemarsh-Rose [11] provide 
computational efficiency. This allows scaling to large network 
simulations (of many thousands of neurons) on commodity 
hardware. There is however a need for more moderate sizes of 
neural networks but with bio-realism and real-time operation. 
In particular, optogenetics can provide stimuli to relatively 
localised neuronal circuitry. This requires the combination of 
optogenetic models with spatially detailed Hodgkin Huxley 
models of neurons [12]. Such a system could potentially 
interpret recordings and command stimulation equipment in 
real time (through closed loop control), and could be very 
useful to both the in-vitro [13] and in-vivo communities [14].  
Previously computer workstations have been used to 
achieve high speed computation of moderately complex neural 
networks. This is particularly the case when Graphics 
Processing Units (GPU’s) are used for their parallel 
processing capability: Fidjeland used a GPU kernel to 
simulate 55,000 neurons with 1,000 connections per neuron 
under bio-plausible conditions [15]; Wang implemented a 
network with 1 million HH based neurons on a commodity 
GPU, achieving a 28x speed-up over CPU implementations 
[16], and Tadashi applied a cerebellum gain and timing 
control algorithm on a GPU for real-time processing. 
However, with this technique it is difficult to achieve 
accurately timed output states for stimulation in real time 
using computational systems with operating systems. 
Therefore further digital logic is required to provide buffering 
and timing accuracy in the stimulus. The motivation for this 
work is that it could be beneficial for timing accuracy to also 
put the neural network processing in this digital logic layer, 
and use the computer for updating variables associated with 
the neurons and network. 
One of the most appealing solutions for creating such a 
digital implementation is via reconfigurable logic, and in 
particular with a Field Programmable Gated Array (FPGA). 
FPGA’s consist of arrays of logic and memory elements which 
can be defined as particular digital elements and connected in 
highly parallelized forms. These allow for rapid bespoke 
prototyping of digital circuits and their relative connectivity. 
As they are reprogrammable, they can be re-tuned to whatever 
neural network configuration is required. The downside of 
FPGA’s is that classically their relatively high power 
consumption means that their application is limited to the 
benchtop. This is still acceptable for in-vitro applications 
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however, and more recently non-volatile forms of FPGA’s 
provide low power operation suitable for battery-based 
applications. 
FPGA systems have already been used to implement the 
Hodgkin-Huxley (HH) model, albeit with only voltage-
dependent ion channels: Smaragdos implemented an 
olivocerebellar 92-neuron network using a three-compartment 
HH model [17]; Weinstein et al. developed a system level 
design flow for implementing voltage-dependent ion channels 
[18]; and Graas et al. presented a timing multiplexing 
technique to process multi-neuron activities sequentially [19].  
In this work, we have developed an FPGA based highly 
biologically plausible processor for real-time simulation of 
optogenetic neural networks. Fig. 1 depicts the opto-neural 
architecture. The neuron itself is modelled from the Traub 
mammalian interpretation of the HH model [20], but also 
incorporates calcium and calcium dependent ion channels 
[21].  The inserted opsin is modelled using our previous four-
state Channelrhdodopsin-2 (ChR2) model [7].  
The first key advancement of this work lies in how we 
implement in-silico a  biologically realistic neuron model with 
our four-state ChR2 model[7]. In addition, we have 
incorporated calcium and calcium-dependent channel models 
from both Traub et al. [20] and Soto-Treviño et al. [21]. As 
Calcium is an important ion for neuronal adaptation (and often 
also imaging). We believe this to be useful and important. 
Our model can be adapted to represent most forms of 
optogenetic channels by modifying the time-constants, 
reversal potential and conductance to capture the dynamics of 
other variants. Therefore, compared to the other FPGA based 
neural systems, the developed hardware architecture includes 
short and long-term calcium- and light-dependent ion channel, 
which are capable of replicating more advanced neural 
characters(e.g. light-to-spike processes and calcium-related 
adaption) in real-time. 
The second key aspect to this system is its flexibility and 
computational efficiency. The data management system and 
configuration unit are separate to the computing data-path. 
Thus, the system application objectives can be easily updated 
by modifying corresponding implemented model characters 
(e.g. light irradiance, architecture, parameters and network 
sizes). For example, since each neuron is calculated 
sequentially, by pre-stored different level of light irradiance 
per neuron in data generation system, the system is able to 
simulate the effects of different light stimulation distribution 
over a population of neurons, which is quite useful for 
investigating multi-site light stimulation strategies for 
optogenetics. 
Furthermore, our pipelined parallel processing requires only 
0.03ms for a single neuron and 9.7ms for a fully connected 
500-neuron network to calculate a simulation sub-frame. Thus 
the applicability of this system for either open or closed loop 
interaction with tissue is where the neuron count is in the 
hundreds of thousands rather than millions. Examples of this 
include active pixel sensor neural recording systems [22] and 
stimulation systems (e.g. by Wang et al. [23] and ourselves 
[24]). 
It is also possible to directly translate the FPGA design into 
an Application Specific Integrated Circuit (ASIC) chip. In that 
instance, the chip would be sufficiently small, and low power 
for in-vivo applications. 
II. MODELLING THE LIGHT-TO-SPIKE PROCESS 
The optogenetic-neuron mathematical model has been 
adapted from previous work [7]. It combines a detailed 
Hodgkin-Huxley neuron model with parameters for a CA3 
neuron [20], and integrates an additional ChR2 channel [7]. 
The structure is shown in Fig. 1, which consists of four 
compartments: the synapses, axon, dendrites and soma. In 
order to ensure hardware translation, we do not attempt to 
increase the number of compartments to reflect long neuronal 
arbors. Nevertheless, it is still significantly more accurate than 
for abstract point-neuron models. 
A. Cell model: Soma and Dendrites 
Our cell model is essentially a two-compartment neuron 
model: one compartment emulates the complete dendritic tree 
including synaptic inputs and the other compartment models 
the cell soma. Nominally there is a third compartment – the 
axon – but in our model it is treated as a simple 
communication contact, hence a separate compartment was 
not associated with it. The common ion channels for both the 
soma and dendrites are: 
 The voltage-dependent ion channel: a sodium ion 
channel [Na
+
], a calcium ion channel [Ca
2+
], a 
delayed rectifier potassium ion channel [K
+
(Dr)], 
and an A-type of transient potassium ion channel 
[K
+
(A)].  
 The calcium-dependent ion channel: a long 
duration Calcium-dependent potassium ion 
channel [K
+
(AHP)], and a short duration Calcium-
dependent potassium ion channel [K
+
(C)]. 
 The light-dependent ion channel: [ChR2]. 
 
    The light-dependent ion channels (ChR2) are assumed to be 
expressed only in the soma. We justify this as the surface area 
of the dendrites of any given cell is relatively small compared 
to the volume of tissue they inhabit, so optical stimulation is 
best targeted at the soma. We feel the computational cost is 
not justified by the small dendritic contribution of traditional 
ChR2, which has very low channel conductance. If however a 
high conductance opsin were to be used, these effects could be 
incorporated.  
Synapses are assumed to be only in the dendrites. Similarly, 
this is to simplify the model computationally, but again, this 
can be easily changed if required. 
The neuronal model is based upon the traditional HH 
differential equations [12] which treat individual channels as 
having an individual conductance with a specific reversal 
potential. The traditional model contains potassium, sodium 
and leakage ion channel components. We have also 
incorporated calcium and rhodopsin channels.  
 
 
  
  
 
 
Fig. 1: An optogenetic-neuron architecture. The soma and dendrites contain three different types of ion channels: voltage-
dependent ion channels, calcium dependent ion channels and light-dependent ion channels. The voltage-dependent ion channels 
are: a sodium ion channel INa, a calcium ion channel ICa,  the delayed rectifier K
+
 ion channel IK(DR), and the A-type of transient 
K
+
 ion channel IK(A) which are modelled using the HH equations. The calcium-dependent ion channels are a long duration Ca-
dependent K ion channel IK(AHP), and a short duration Ca
2+
-dependent K
+
 ion channel IK(C). The Ca
2+
-dependent ion channels 
depend on the current intracellular calcuim concentrations, typically calculated only in the cytoplasmic shell near the cell 
membrane as described in Traub et al. [20]. The light-dependent ion channel is ChR2, based on the four-state Markov process of 
Nikolic et al.[7]. The synapses receive synaptic currents from the other neurons and generated action potentials are transmitted 
along the axon 
 
(1) and (2) describe the  time  evolution  of   the   membrane  
potential for the soma compartment (         ) and for the 
dendritic tree compartment (         ) in terms of current 
flow through each channel: 
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The current terms are described in Table 1. The last term in 
both equations describes the current between the 
compartments.    = 0.02     
  is the conductance between  
the soma and the dendrites (compartments),                
    is the membrane capacitance of the soma compartment, 
and                
  is the membrane capacitance of the 
dendritic compartment. 
    The mathematical equations for the current flow through the 
voltage dependent ion channels are given by (3) and (4) 
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Where     is the ion channel current,    is the ion conductance, 
  and   are gate variables (where   has the same form as  ) 
and        and       are the gate-variable steady-state and 
time constant values respectively. Finally,   is the reduced 
membrane potential (         ) and    is the reduced 
reversal potential.  
An empirical equation for intracellular calcium 
concentration [    ] was proposed by Traub et.al. [20] and 
shown here in (5): 
 
 [    ]
  
       [  
  ]                                           (5)  
                                                                                                                                       
Where     is the scaling constant, and           ms is 
the time constant for the decay of intracellular calcium 
concentration, due to the rapid action of ion pumps which 
extrude calcium. The corresponding parameters are shown in 
Table 1 and Table 2. 
The four-state model of Channelrhodopsin-2 was previously 
described by ourselves (Nikolic et al.[7]), which we believe to 
be optimal in terms of the balance between accuracy and 
simplicity. The model describes ChR2 as having four states; 
two dark states and two activate (conductive) states, and is 
shown in Fig. 1b . 
The retinal molecular core of the ChR2 rhodopsin complex 
absorbs a photon to switch from all-trans to 13-cis-retinal.   
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Table 1: Parameter values of voltage- and calcium-dependent 
ion channels 
 
  Soma Dendrites 
   (     
          (   
     
      
Na+ channel     0.3 115 0 115 
Delayed rectifier K+ 
channel 
      0.15 -15 0 -15 
A-type K+ channel     0.05 -15 0 -15 
Long-term Ca2+-
dependent K+ channel 
      0.008 -15 0.008 -15 
Short-term Ca2+-
dependent K+ channel 
    0.1 -15 0.05  -15 
Ca2+ channel     0.04 140 0.02 140 
Non-specific membrane 
leakage 
      0.001 -12.5 0.001 -12.5 
 
 
Table 2 Activation and inactivation variable rate functions 
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Table 3: The parameters of ChR2 model 
 
                          
          
          
    
1.3 0.3 1/3000 0.053 0.023 
      
          
            
                 
0.13 0.0025 5000 43 70 
 ̅            
              
0.0025 70 
 
 
This induces the channel to switch from a dark-adapted OFF 
state [C1] to a dark-adapted ON state [O1]. If illuminated in 
this ON state there is a chance of further photon absorption. 
This would transition the ChR2 from a dark-adapted ON state 
[O1] to a less conductive light-adapted ON state [O2]. From 
there it may thermally transition back to [O1] or decay to the 
light adapted OFF state [C2]. The [C2] state slowly reverts to 
the [C1] state (on the order of seconds) by thermal means. 
These relations can be described as four coupled differential 
equations: 
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Where   ,   ,    and    are the proportions of ChR2 
rhodopsins in the open states (1 and 2), and closed states (1 
and 2), which are conserved to sum to one.     and     are 
the deactivation rates O1C1 and O2C2 respectively, and 
    and     are the rates of transition between O1 and O2 and 
vice versa and     is the rate of thermal conversion of C2 to 
C1. Ga1 and Ga2 are the activation rates for C1 to O1 and C2 
to O2 respectively (described in general terms in (10)),   
     is the conductance ratio of O1 and O2.   is flux in 
photons per ChR2 per millisecond and   is the quantum 
efficiency of the rhodopsin.   is the membrane potential of a 
neuron (in mV),    and    are empirical constants equal to 40 
mV and 15 mV and       is the channel reversal potential, 
equal to 0 mV. The ChR2 channel maximum conductance per 
unit area,  ̅              
  is multiplied by the ChR2 
expression area       to find the total channel conductance 
for the cell. The corresponding rate parameters are given by  
Table 3. 
 
  
5 
 
 
Fig. 2: A conceptual architecture of an FPGA based neural 
processor. It consists of three main parts: data generation 
system, reconfiguration unit, computing data-path and routing 
system.  
 
B. Synapses 
The synapse model is described in (12): 
 
    
   ∑         
    ̅ 
 
                          (12) 
 
Where     
  indicates the total synaptic currents received by 
the neuron,   is the number of presynaptic neurons, indexed 
by  , with their train of spike times represented by   
    ̅  is the 
maximum synaptic conductance of each postsynaptic neuron, 
and   is the transmission efficiency. Spike events are 
represented by    , a Dirac-delta function, which is 1 at the 
time of a presynaptic spike (i.e. when     
   ) or 0 
otherwise. Our purpose here is to explore the network 
dynamics rather than learning processes, however they could 
be included later using synaptic potentiation/depression 
models from [25].  
 
C. Axon 
Cable theory such as described by Wilfrid [26] can be used 
to simulate axonal transmission. Its incorporation would allow 
for more detailed timing studies between synaptic connections 
e.g. spike correlated timing. However, the partial derivative 
calculations would increase the required FPGA resources. We 
believe that the cost outweighs the benefits. 
    As with other neuron network systems, we assume a 
transmission channel efficiency is 100%, i.e.  no spike loss 
between soma and synapse. The transmission time is essential 
one simulation frame. 
If transmission delays are important to study e.g. for rank 
[27] or phase coding [28], then they are best introduced as 
direct network delays. Our system can be reconfigured to 
interpret this behaviour, but at the cost of additional memory 
blocks, which would reduce the maximum implementable 
network size. 
III.    NEURAL PROCESSOR ARCHITECTURE 
     The neural processor mainly contains three components: 
the computing data-path, the data generation and 
reconfiguration units, and the router. 
 
Fig. 3: The computing data-path component. It contains three 
different algorithm logic units (ALUs), one ALU controller 
and memory data registers.  
 
 
Fig. 4: The timing diagram of the developed neural processor. 
The algorithm logic units ALU1, ALU2 and ALU3 require 14, 
3 and 3 clock clycles in each frame. The processes are 
integrated at the last clock cycle in each frame.  
   The processor architecture is shown at Fig. 2. The 
computing data-path is specifically designed for calculating 
the previously described mathematical equations (for details 
see Section 2.1), the data generation system aims to deliver all 
the required neuronal fixed model parameters to the different 
data-paths at the corresponding time, the reconfiguration unit 
is to modify the computing data-path based on the models, and 
the router is for implementing the network’s synaptic 
connections. 
    The FPGA design utilizes 40-bit point numbering system 
and 22 bits available for fractions. Therefore, the parameter 
dynamic range can be calculated is from-361 to 361 with a 
resolution of     , and the output membrane potential   is 
from -50 to 150, which depends on the implemented LUT 
sizes. In addition, these parameter value are implemented by 
using flip flop and LUT slices. 
 
A. Computing data-path 
The computing data-path has three separate algorithm logic 
units (ALUs), which are shown in Fig. 3. Here ALU1 is for 
calculating voltage-dependent ion channel equations (3–4), 
ALU2 is for calculating calcium-dependent functions (5) and 
ALU3 is for calculating the ChR2 state variables (7–9). (N.B.  
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Fig. 5: The ALU1 hardware architecture. This unit aims to calculate voltage-dependent ion channel activities. The dashed arrows 
indicate system inputs and outputs and Sels represent configuration signals. The forward and backward slices are for calculating 
the activation and inactivation rates shown in Figure 1.   and   are ion channel reversal potential and maximum conductances, 
while   and    are neuron membrane potential and calcium concentrations used as inputs. 
 
 
Fig. 6: The hardware architecture of the forward (backward) 
slice. Five different gate variable calculation styles can be 
selected in a system depending on Table 2.         are the 
ion channel gate parameters.    responses for calculating 
forward variables of                  d1 is for         ; d2 is 
d3 is for        and d4 is for          .  Specifically, a Look-
Up-Table block is employed for calculating short duration Ca-
dependent ion channel gate variables. 
For simplicity of implementation, the fourth differential 
equation for      is eliminated by substitution, since by 
conservation of the states, it is equal to            
  .) Each ALU receives two types of signal: the first are the 
data stream signals from the data generation systems, 
determined by the software model parameters. The second are 
the switch configuration link signals from the configuration 
unit, determined by the software model architecture and 
applications. The memory data register (MDR) is applied to 
maintain an equal latency for the different data-paths.  
Since this architecture is pipelined, ion channels are 
calculated sequentially. These ALUs have to perform their 
calculations in a specific sequence to simulate the interactions 
between different types of ion channels. This timing diagram 
is shown at Fig. 4. 
In this design, ALU1 calculates the voltage- and calcium-
dependent ion channel activity in 14 clock cycles. When     
results are released at time point   , ALU2 receives the values 
to calculate the calcium concentration, and the outputs at time 
point    are feedback to ALU1 for computing calcium-
dependent ion channels. In parallel, ALU3 calculates the 
ChR2 current based on the current membrane potential and 
light stimulation. At the 15th clock cycle at time point   , the 
integrator sums the outputs from ALU1 and ALU3 for the 
final output and the system performs the next frame 
calculation.   
   The ALU1 hardware architecture is shown at Fig. 5, which 
implements (3) and (4). During the process, the neural 
parameters (e.g. G, V) are released sequentially for 
calculation.  A complete frame comprises of 14 clock cycles. 
There are also 3 switch control signals for the gate variable 
exponential (Sel1) and calcium calculation styles (Sel2 and 
Sel3). In the system the forward and backward slices are for 
calculating the activation and inactivation rate equations as 
shown in Table 1. As described in Fig. 6, five different gate 
variable calculation styles can be selected in a system 
depending on the select signals. Particularly, styles d0, d1 and 
d3 share the common data-paths. Overall ALU1 has 4 
configurations and 10 data stream signals. Specifically, when 
    is calculated from the ALU1, the Sel signal in Fig. 3 will 
activate and send it to ALU2 for calcium computing. At the 
same time, the Sel signal will send ALU2 into an inactive 
state.  
   The data-path of ALU3 is shown at Fig. 7. The values     
and     are pre-calculated and depend on the input light 
irradiance. The three coupled differential equations ((7)-(9)) 
are implemented to simulate the ChR2 four-state model’s 
dynamic behaviour. The overall latency is optimized to 3 
clock cycles, and the time-step for numerical integration is set  
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Fig. 7: Data-path of the ChR2 computing block. The 
mathematical descriptions are given in Equations 7–9. 
Where         and    are the numbers of ChR2 molecules 
in the current open states 1 and 2, and closed states 1 and 2. 
    and     are the transition rates for       and    
  ,      and     are the transition rates between    and    
and vice versa.     and     are the activation rates of 
      and      .  
 
Fig. 8: Data generation system. The RAM is used for storing 
model parameters such as activation (inactivation) rate 
parameters (e.g.         ) and ion channel conductance. The 
PCs are program counters where PC1 is an index of different 
parameters of a neuron, and PC2 is an index of different 
neurons in a network. A Finite State Machine (FSM) controls 
the system and the MARs are the memory address registers.  
to 50µs.  For each loop, the previous state values          
and     are used with the current light stimulation levels to 
generate the ChR2 outputs. More importantly, ALU3 is only 
active for 1 clock cycle in a frame (14 clock cycles) due to the 
parallel implementation and computing pipeline. 
B.   Data generation system 
    The data generation system is shown in Fig. 8. As can be 
seen, it contains   individual units and a Finite State Machine 
(FSM). Each unit has one RAM cell and two program counters 
(PCs). The RAM is used for storing model parameters such as 
activation (inactivation) rate parameters (e.g.         ) and 
ion channel conductance. PC1 is an index of the different 
parameters of a neuron, and PC2 is an index of different 
neurons in a network. An FSM is employed as a control signal 
to select corresponding RAM states as output values. 
Specifically, the FSM decides frame and sub-frame control 
signals. In addition, memory address registers (MAR) are 
implemented based on the latency in the computing data-path. 
Since the system uses different sub-block RAM rather than an 
entire one, data management becomes more efficient and 
controllable.  In a similar manner, the reconfiguration unit 
shares this technique with the data generation system.  
      Therefore, the simulator can handle biologically realistic 
situations which originate from uneven light distribution 
and/or ChR2 expression: the light simulation intensities for 
different neurons can be stored in these units as well, the PCs 
as the address index response for sending light-dependent 
parameters at the correcting timing, while the other PCs in the 
reconfiguration units able to turn on/off the ChR2 channel at 
specific time periods, which decided pulse width.  
C. Routing system 
    The routing system is shown in Fig. 9. Spike events from 
three processors are sequentially sent into shift registers for 
processing, and the results are fed-back individually. The 
basic mechanism is as follows: when a neuron spike event (1 
or 0) arrives, its corresponding post-neuron location (e.g. 
               will be addressed by the neuron 
index. By multiplying the synaptic strength pre-stored in the 
LUT and the spike event, the updated synaptic inputs are 
stored in the RAM block at the same location (e.g.   
                 . After calculating the states for all the 
neurons in the network, the accumulator adds all the received 
synaptic inputs per neuron for the next frame calculation (the 
process happens at the last sub-frame periods). 
     For example, for neuron index 1, the all synaptic currents 
(                    will be accumulated and 
represented by          Two memory data registers are 
implemented for storing the accumulator results. One is for 
sending previous frame synaptic inputs (e.g.            to the 
calculated neuron, the other one is for storing currently 
summed synaptic inputs (e.g.           for computing in the 
next frame. The frame period is a product of total neuron 
number and processing time per neuron.  
IV. RESULTS 
A. ChR2 ion channel 
The individual silicon ChR2 channel simulation results are 
shown in Fig. 10. Light pulses of seven durations are used in 
this experiment: 1, 2, 3, 5, 8, 10 and 20 ms. 
 The FPGA simulation indicate that the developed silicon 
ChR2-HH Neuron behaves similarly to its biological 
counterpart, on which the software model is based (data not 
shown but can be seen in [7]). There are some slight 
differences between the model and the FPGA implementation, 
especially at 2 and 3ms light pulses, due to the digital 
truncation errors and fixed step integration.  
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Fig. 9: Routing system. It contains a ROM based Look-up Table for storing network connectivity, RAM for updating synaptic 
events, and two registers for data management. In the synaptic connection LUT, location             stores the maximum 
synaptic conductance of neuron index 1 to 2 and 1 to 3, and the RAM_networking LUT records the synaptic current values at 
time t for neuron index 1 to index 2 and index 3.  
 
 
Fig. 10: The hardware simulation results of ChR2. At the left 
and right figure: the comparisons between the software model 
developed previously by Nikolic et al[7] and FPGA simulation 
results. The short light pulses are 1, 2, 3, 5, 8, 10 and 20 ms. 
The software fitting parameters used are      = 1.3ms,   = 
0.1,     = 0.01,      = 0.02, Gd1 = 0.35   
      Gd2 = 0.02 
              = 0.2 nA.  
B. Hippocampal CA3 neurons 
Voltage dependent and [ChR2-expressing+voltage-
dependent] hippocampal CA3 neurons have been simulated 
for comparison. These are compared with data from 
previously published work [7] in Fig. 11. Fig. 11A and B, 
show oscilloscope readings of our neuron in response to 
constant and pulsed electrical stimulation (duty cycle = 50% 
with injected current 0.1 nA): the red line is the membrane 
potential and the blue line represents the electrical pulses. Fig. 
11C and D, show oscilloscope readings of our neuron’s 
response to constant and pulsed light stimulation (duty cycle = 
50% with light irradiance 0.4      ): the red line is the 
action potential and green line is the ChR2 current. And the 
results are reasonable compare to the biological 
experiments[[29].  
    Furthermore, a comparison between software (simulated 
with Matlab) and hardware firing rates is shown in Fig. 12. 
For an electrical stimulus, as the stimulus strength increases, 
the firing rate increases accordingly. When the injected current 
exceeds 0.6nA, the CA3 neuron approaches its saturation and 
the firing rate collapses.  For the light-based stimulus, the 
firing rate increases with light intensity (from 0.01 to 10   
   ) and duty cycle (from 10% to 80%). In both conditions 
software and hardware systems show identical and 
biologically realistic results.   
C. Optogenetically transfected neural network 
    We simulated a 25-neuron opto-neural network. Each 
neuron receives different light stimulation as shown in Fig. 
13A. Each neuron randomly connects to 16-17 neurons on 
average with maximum synaptic conductance of 0.01       . 
The neural response in isolation to network connectivity in 
shown in Fig. 13B.  This is, as would be expected, similar to 
the original optical irradiance light patterns: only five neurons 
with light-stimulation above threshold (0.4      ) have 
significantly firing rates, while the others remained silent.  
The network dominating condition is shown in Fig. 13C. In 
this case, the synapses are all positive. i.e. no negative 
feedback. It can be seen the average firing rate is 45 Hz and  
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Fig. 11: The hardware experimental results of the neural processor. A: the results of a single neuron with constant stimulus (0.1 
nA); B: the results of a single neuron with pulsed electrical stimulation (duty cycle = 50% with injected current 0.1 nA); C the 
results of a single optogenetic neuron with constant light stimulation (0.4       ; D the results of a single optogenetic 
neuron with pulsed light stimulation (duty cycle = 50% with light irradiance 0.4       . The FPGA digital signals are 
converted into analogue signals by using an external DAC based on a CY3214-PSoCEVALUSB PSoC1 development board. 
  
the light pattern can no longer be seen. In this scenario, the 
radiant patter has an effect, but on the overall firing rate rather 
than a spatial pattern of activity, which is determined by the 
synaptic connections.  
And Fig. 14 shows an interesting example of Neuron (1,1) 
where the two scenarios above are moderated such the firing 
behavior is supported by both surrounding network activity 
and optical stimulus. i.e. the optical stimulus on its own would 
not present significant firing activity.  
 
V. DISCUSSION 
A. System scalability 
We implemented different numbers of neuron on the FPGA  
processor to test the system’s scalability by measuring the 
wall-time required for the system to generate a single spike 
(sub-frame). As shown at Fig. 15, the processor wall-time 
increases linearly with neuron number (blue line). This is 
because the calculations are sequential. In contrast, the router 
time depends exponentially on the number of neurons due to 
the memory based approach (where all the connections are 
pre-stored in the LUTs).  At cross point B, the routing 
computing period exceeds that of the neural processing. At 
cross point C, the maximum number of neurons which can be 
implemented on the processor for real-time computing can be 
seen to be 500, for which the simulation time is 9.7ms 
(assuming the fastest biologically-realistic firing frequency is 
100Hz). 
    Specifically, with fewer than 45 neurons, the network 
simulation time equals the processor time. This is because the 
processor and router compute in parallel in the hardware, and 
the routing period of a frame is less than a processor sub-
frame period. However, with more than 45 neurons, indicated 
at cross point A, the system transitions from scaling linearly to 
non-linearly with the network size (neuron number). This is 
because the router requires more time for routing tasks 
compared to the processor’s sub-frame periods at this stage, 
meaning that the processor has to wait until the router finishes 
its current frame tasks. Therefore, the system simulation 
performance will mainly depend on the router itself. Overall, 
the system performance exhibits a linear relationship to 
network size when it is below 45 neurons, and displays a non-
linear relationship for more than 45 neurons (shown by the 
black line).  
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Fig. 12: A comparison of firing rates between (Matlab) 
software and hardware simulations. On the left, the injected 
currents are: 0.01 to 0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9 and 
1 (nA); and on the right, the light irradiances are 0.01, 0.02, 
0.05, 0.07, 0.1, 0.2, 0.5, 0.7, 1, 2, 5, 7 and 10 (      ). 
The duty period is 100 ms.  
 
B. Comparisons with the other techniques  
      Comparisons between this work and previous FPGA 
neuron implementations are shown in Table 4. HH* indicates 
that a HH based model with three compartments, and HH+ 
represents our optogenetic-calcium enhanced model. 
Compared to the previous work, the major novelty of the 
presented work is that we include long- and short-term 
calcium- and light-dependent ion channels in the system. It is 
also more biologically realistic when compared to other 
abstract models.  
    The neuron model itself exerts a major influence on the 
hardware architecture design. General models with strong bio- 
 
physical meaning have smaller time steps than mathematically 
abstract models: Izhikevich [30] and LIF [31] models have 
1ms time step while HH [22][21] based models have time-
steps ranging from 0.001 to 0.05ms. This is because complex 
neural model requires higher integration step resolution to 
compute the detailed ionic dynamics. As a result, the number 
of hardware operation in 1ms of biological time for bio-
physical models is significantly larger than for the high-level 
phenomenological neuron models: LIF and Izhikevich based 
hardware implementations take only 30 and 13 operations to 
simulate 1ms of biological time, whereas the HH model with 3 
compartments and our model require 22,200 and 11,880 
operations respectively for the same period.   
Another vital issue concerns the implementation of neural 
communication on the hardware. There are two major 
approaches for this: memory-based and routing-based. The 
memory-based approach uses on/off chip memory for pre-
storing network connections. At each computing loop 
iteration, the neuron spike events will be sent to their 
postsynaptic-neuron targets according to their address 
packages (e.g. neuron and synaptic indices). Cheung12 [30] 
and our design follows this principle. It enjoys low latency and 
simple hardware design, but memory resource/bandwidth 
limits will be reached when the neuron number exceeds a 
certain threshold (dependent upon the resources of a particular 
FPGA). The other approach is to use a network-on-chip 
architecture; a tailor designed routing strategy implemented to 
deliver multi-core spike events in a system such as SpiNNaker 
platform [32]. Our previous work [33][34] employed this 
approach to implement cerebellum model [30] connections. It 
shows excellent system scalability but has more complex 
hardware design to ensure low latency. In addition, Randall07 
[18], Andrew07 [31] and Georgious14 [17] implemented an 
all-to-all connection through their custom-designed 
techniques.  
In prior work, different designs have used different methods 
to assess their relative computing performances. It is therefore 
hard to directly compare system speed and efficiency: Graas04 
[19] proposed increasing FPGA clock frequency and the step 
size for the speed up of 40x real-time; Cheung12 [30] 
designed an event-driven and fully pipelined architecture for 
2.48x real-time; Georgious14 [17] optimized their HLS C-
code for 12.5x real-time. Fully pipelining and shortening the 
critical path are employed in our system speed optimizations.  
There are also several different hardware platforms such as 
Spinnaker [32], Neurogrid [36], IFAT [37] and GPU [16] for 
neural modelling. Each system has strengths and weaknesses 
in particular areas. For example, Neurogrid and IFAT are 
mixed signal based architectures that are less reconfigurable 
but enjoy elegant design and efficient power consumption.  
C. Applications 
The developed hardware can serve as a multi-functional 
platform to investigate optogenetic related topics. Some of 
these potential applications are summarized in Table 5. 
The first application is the investigation of optogenetic 
actuators such as channelrhodopsin, halorhodopsin [38] and 
archearhodopsin [39]. Depending on the required model, the 
ChR2 computing block can be easily re-configured to model 
other rhodopsins by updating its parameters and configuration 
signals. Also, since an optical–neural interface system [23] is 
hard to verify due to the complicated nature of the 
experiments, it would be useful to develop optogenetic 
hardware (e.g. optrode) functionality by using silicon 
networks at first. This will greatly speed-up development and 
improve the hardware success rates before investing time in 
biological experiments. Finally, as mentioned, society faces 
important challenges in fully realizing the potential of  
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Fig. 13: Real-time simulation of an optogenetically transfected network of spiking neurons. A shows the light irradiance pattern 
for a network; B shows the network firing patterns without synaptic connections; C show the network firing patterns with 
synaptic connections; 
 
Fig. 14: An example of an opto-neuron sub-threshold firing 
behavours. 
 
Fig. 15: The speed performance of the neural processor 
implementing different network sizes. At cross point A, the 
network performance shows non-linear behaviour rather than 
linear behaviour. At cross point B, the individual router 
processing periods will be longer than the processor’s.  At 
cross point C, the maximum neuron number that can be 
implemented on the processor for real-time computing is 
found to be 500 and takes 9.7ms (assuming fastest 
biologically-realistic firing frequency is 100Hz). 
optogenetics as a method, such as how to translate therapeutic 
or scientific network stimulation into a particular three 
dimensional light pattern. We hope that the developed 
processor will prove to be a reliable tool with which to address 
those challenges. 
D. Future work 
One of the main areas for further development will be in 
developing new techniques for system optimization. For 
example, the natural communication in biological systems 
tends to be asynchronous and event driven. Therefore, an 
asynchronous communication protocol [40] coupled with an 
event driven approach [41] may potentially make the system 
more power efficient. Furthermore, sharing the common 
computing-path [42] (e.g. ALU1) and optimization of the 
neural network modularity [43][44] will result in utilizing less 
hardware resources. Finally, multi-core architectures [45] 
represent a promising way to scale the number of implemented 
neurons towards brain-scale sizes with real-time computation. 
VI. CONCLUSION 
In this work we have designed and implemented an FPGA 
based neural processor for real-time simulation of opto-neural 
behaviour. The developed neural processor can successfully 
reproduce the photo-kinetics of mammalian neurons 
expressing optically active ion channels [7] in a biologically 
realistic neural network model. It only requires 0.03ms for a 
single neuron and 9.7ms for a fully connected 500-neuron 
network to generate a spike. Therefore the system, with its 
real-time computing performance and highly biologically-
realistic behaviour, can be applied in many ways as a powerful 
tool for multidisciplinary researchers in the field of 
optogenetics.  
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 Table 4: The summary of FPGA based neural modeling  
 
 
 
Table 5: The summary of developed processor applications 
 
Applications Hardware requirements 
Optogenetic 
actuators 
investigation 
Updating parameters and 
configuration signals for 
ChR2 computational blocks 
 
Verification of 
optical – neural 
interfaces 
Updating all parameters in 
data generation system and 
configuration signals in 
control blocks 
 
Multi-site light 
stimulation 
strategies 
investigation 
Updating all parameters in 
light stimulation profiles 
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